We use cookies. Find out more about it here. By continuing to browse this site you are agreeing to our use of cookies.

Job posting has expired

#alert
Back to search results

ASIC Physical Design Engr, Staff

Synopsys
United States, Sunnyvale
May 25, 2023

Senior Physical Design Engineer

41375BR

USA - California - Mountain View/Sunnyvale

Job Description and Requirements

At Synopsys, we're at the heart of the innovations that change the way we work and play. Self-driving cars. Artificial Intelligence. The cloud. 5G. The Internet of Things. These breakthroughs are ushering in the Era of Smart Everything. And we're powering it all with the world's most advanced technologies for chip design and software security. If you share our passion for innovation, we want to meet you.

Our Silicon Design & Verification business is all about building high-performance silicon chips-faster. We're the world's leading provider of solutions for designing and verifying advanced silicon chips. And we design the next-generation processes and models needed to manufacture those chips. We enable our customers to optimize chips for power, cost, and performance-eliminating months off their project schedules.

Staff Physical Design Engineer

We're looking for Physical Design Engineer to join the team.

Does this sound like a good role for you?

In this role, you will be the technical lead, responsible for the Physical implementation of high speed interface IPs, sub-system, and test-chips, driving all aspects from RTL to GDS including timing and physical sign-off, in close interaction and collaborative team work with multiple functional groups (front end, analog, CAD) and the product team.

Key Qualifications:

  • MSEE with 10 years Physical Design experience with recent contribution to project tape-outs, as a technical driver and as project lead.
  • Has intimate knowledge of the full design cycle from RTL to GDSII, including chip level.
  • Has solid engineering understanding of the underlying concepts of IC design, implementation flows and methodologies for deep submicron design.
  • Has proven track record for technical steering of physical design Team for on-time delivery.
  • Has good communication skills, ability to think and communicate at different levels of abstraction, with peer groups as well as customers.
  • Has good software and scripting skills (Perl, Tcl, Python); knowledge of CAD automation methods.
  • Has a good understanding of industry standards in deep sub-micron designs
  • Autonomous, timely decision maker and able to cope with interrupts.
The base salary range across the U.S. for this role is between $117,000 to $204,000. In addition, this role may be eligible for an annual bonus, equity, and other discretionary bonuses. Synopsys offers comprehensive health, wellness, and financial benefits as part of a of a competitive total rewards package. The actual compensation offered will be based on a number of job-related factors, including location, skills, experience, and education. Your recruiter can share more specific details on the total rewards package upon request.
Inclusion and Diversity are important to us. Synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, gender identity, age, military veteran status, or disability.

Job Category

Engineering

Country

United States

Job Subcategory

ASIC Physical Design

Hire Type

Employee

Base Salary Range

$117,000-$204,000

(web-5bb4b78774-f7f6c)